

FIG.2




FIG.3B FIG.3A BL -S1 **SGD** SGD **MC** -MC WLO WLO - MC -MC WL1 WL1 - MC -MC WL2 WL2 - MC WL3 WL3 **∮**∏. WL41 -MC WL4 · MC MC **WL15 S2** n+ SGS SGS n+ \rightarrow I '

FIG.4A






FIG.4B








FIG.7




FIG.8

MEMORY ARRAY 1




FIG.9




FIG.10A

EVEN PAGE (DEFECTIVE COLUMN ADDRESS)




FIG.10B

ODD PAGE (DEFECTIVE BLOCK ADDRESS+OPTION DATA)




FIG.11




FIG.12




FIG.13

BLOCK STATE CHECH AT S104 & S107




FIG.14

COLUMN REPLACE / SETTING AT S108




FIG.15

DEFECTIVE CELL-BLOCK FLAG SETUP AT S110 OPTION SETUP AT S111





FIG.16


INITIAL SETUP DATA PROGRAMMING (WITHOUT AUTOMATIC TEST)



16/18

FIG.17

DATA BLOCK WRITE AT S504 & S507



17/18

FIG.18

INITIAL SETUP DATA PROGRAMMING (WITH AOTOMATIC TEST)




FIG.19

DATA BLOCK WRITING S703 & S704

